

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Jared L. Zerbe  
Assignee: Rambus Inc.  
Title: "Crosstalk Minimization in Serial Link Systems"  
Serial No.: Unknown Filed: 05/19/2004  
Examiner: Unknown Tel: Unknown  
Docket No.: RA328.P.US Art Unit: Unknown

---

Mail Stop: Patent Application  
Commissioner For Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

Pursuant to 37 C.F.R. §1.56, §1.97 and §1.98, Applicant brings the 18 documents listed on the enclosed forms PTO-1449 to the Examiner's attention in the above-captioned application. Citation of the listed documents shall not be construed as:

1. an admission that the documents are necessarily prior art with respect to the instant application;
2. a representation that a search has been made; or
3. an admission that the information cited is, or is considered to be, material to patentability as defined in §1.56(b).

I hereby certify that this correspondence is being deposited with the United States Postal Service via Express Mail Number ER 265640992 US: Mail Stop: Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

5.19.04  
Date

  
Laurie Moreno

Respectfully submitted,



Arthur J. Behiel  
Attorney for Applicants  
Reg. No. 39,603

U.S. Department of Commerce, Patent and Trademark Office	Serial No.: Unknown
	Filing Date: May 19, 2004
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Inventor: Jared L. Zerbe
"Crosstalk Minimization in Serial Link Systems"	Group Art Unit: Unknown
	Examiner Name: Unknown
Express Mail No. ER 265640992 US	Attorney Docket No.: RA328.P.US

## U.S. Patent and U.S. Patent Publication Documents

*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
	A	6,396,887 B1	05/28/02	Ware et al.	375	354	
	B	6,366,991 B1	04/02/02	Manning	711	167	
	C	5,509,038	04/16/96	Wicki	375	371	
	D	6,661,863 B1	12/09/03	Toosky	375	376	
	E	6,504,438 B1	01/07/03	Chang et al.	331	17	
	F	US 2003/0053489 A1	03/20/03	Zerbe et al.	370	503	
	G	US 2003/0099190 A1	05/29/03	Zerbe	370	201	

## OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

	H	JOHNSON, HOWARD DR., "Mitigating Crosstalk." High-Speed Digital Design - online newsletter - Vol. 6, Issue 01. January 20, 2003. Pages 1-3.
	I	"Shift Register Counters." Downloaded from <a href="http://www.eelab.usyd.edu.au/digital/tutorial/part/2/registor07.htr">http://www.eelab.usyd.edu.au/digital/tutorial/part/2/registor07.htr</a> . 09/17/02. 2 pages.
	J	STOJANOVIC, VLADIMIR et al., "Modeling and Analysis of High-Speed Links." Research supported by the MARCO Interconnect Focus Center and Rambus, Inc. September 2003. 8 pages.
	K	SIDIROPOULOS, STEFANOS et al., "Adaptive Bandwidth DLLs and PLLs Using Regulated Supply CMOS Buffers." 2000 Symposium of VLSI Circuits Digest of Technical Papers. 4 pages.
	L	SIDIROPOULOS, STEFANOS et al., "A Semidigital Dual Delay-Locked Loop." IEEE Journal of Solid-State Circuits, Vol. 32, No.11, November 1997. Pages 1683-1692.
	M	STOJANOVIC, VLADIMIR et al., "Adaptive Equalization and Data Recovery in a Dual-Model (PAM 2/4) Serial Link Transceiver." Rambus, Inc. Department of Electrical Engineering, Stanford University. January 2004. 4 pages.

Examiner

Date Considered

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

U.S. Department of Commerce, Patent and Trademark Office						Serial No.: Unknown	
						Filing Date: May 19, 2004	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Inventor: Jared L. Zerbe	
"Crosstalk Minimization in Serial Link Systems"						Group Art Unit: Unknown	
						Examiner Name: Unknown	
Express Mail No. ER 265640992 US						Attorney Docket No.: RA328.P.US	
U.S. Patent and U.S. Patent Publication Documents							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
	N						
	O						
	P						
	Q						
	R						
	S						
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)							
	T	CHANG, KUN-YUNG KEN et al., "A 0.4-4Gb/s CMOS Quad Transceiver Cell Using On-Chip Regulated Dual-Loop PLLs." Rambus Inc., Los Altos, CA; T-RAM, San Jose, CA; Aeluros Inc, Mountain View, CA. May 2003. 4 pages.					
	U	FARJAD-RAD, RAMIN, "A 0.4- $\mu$ m CMOS 10-Gb/s 4-PAM Pre-Emphasis Serial Link Transmitter." Center for Integrated Systems, Stanford University, Stanford, CA. May 1999. 2 pages.					
	V	ZAND, BAHRAM et al., "High-Speed CMOS Analog Viterbi Detector for 4-PAM Partial Response Signalling." University of Toronto, Toronto, Canada. July 2002. 4 pages.					
	W	ZERBE, J. et al., "Equalization and Clock Recovery for a 2.5 - 10 Gbs 2-PAM/4-PAM Backplane Transceiver Cell." Presented at ISSCC 2003, paper 4.6 2 pages.					
	X	ZERBE, JARED L. et al., "Equalization and Clock Recovery for a 2.5-10-Gb/s 2-PAM/4-PAM Backplane Transceiver Cell." IEEE Journal of Solid-State Circuits, Vol. 38, No. 12, December 2003. Pages 2121-2130.					
	Y						
Examiner				Date Considered			
<p>*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.</p>							